پیوندهای مفید
آمار
| تعداد نشریات | 8 |
| تعداد شماره‌ها | 430 |
| تعداد مقالات | 5,584 |
| تعداد مشاهده مقاله | 6,938,304 |
| تعداد دریافت فایل اصل مقاله | 5,914,061 |
Cascaded Multilevel Inverters with Reduced Structures Based on a Recently Proposed Basic Units: Implementing a 147-level Inverter | ||
| AUT Journal of Electrical Engineering | ||
| مقاله 4، دوره 49، شماره 2، اسفند 2017، صفحه 141-150 اصل مقاله (1.59 M) | ||
| نوع مقاله: Research Article | ||
| شناسه دیجیتال (DOI): 10.22060/eej.2017.11432.4967 | ||
| نویسندگان | ||
| M. J. Mojibian* 1؛ M. Tavakoli Bina1؛ B. Eskandari2 | ||
| 1Department of Electrical Engineering, K. N. Toosi University of Technology, Tehran, Iran | ||
| 2Department of Electrical Engineering, Malayer University, Malayer, Iran | ||
| چکیده | ||
| A multilevel inverter is capable of generating high-quality stepwise pseudo-sinusoidal voltage with low THD , applicable to high-power and high-voltage systems. These types of topologies may require a large number of switches and power supplies. This leads to much cost, large size, and complicated control algorithms. Thus, newer topologies are being proposed to decrease the number of power electronic devices for a large number of levels in output voltage. Recently, a new multilevel inverter has been reported in the literature to reduce component count. Its structure requires a lower number of active switches as compared to the existing ones. The available literature presents a generalization of the topology with an especial asymmetrical sources ratio, but no investigations are made for other symmetrical or asymmetrical sources ratio with cascaded configurations. This study presents a comprehensive analysis of cascaded topologies with the proposed basic units. The topology is analysed for both symmetric and asymmetric DC source configurations. Also, two algorithms for asymmetric source configuration suitable for cascaded structures are proposed. Moreover, the design and simulation of a 147-level inverter are presented under an optimal number of DC sources and power switches. Furthermore, experimental validation is performed by implementing a laboratory prototype. | ||
| کلیدواژه‌ها | ||
| Asymmetrical DC Sources؛ Multilevel Inverter؛ Packed U cell؛ Reduced Structures | ||
| مراجع | ||
|
[1] J. Rodríguez, S. Bernet, B. Wu, J.O. Pontt, S. Kouro, Multilevel voltage-source-converter topologies for industrial medium-voltage drives, IEEE Transactions on industrial electronics, 54(6) (2007) 2930-2945.
[2] L.G. Franquelo, J. Rodriguez, J.I. Leon, S. Kouro, R. Portillo, M.A. Prats, The age of multilevel converters arrives, IEEE industrial electronics magazine, 2(2) (2008).
[3] S. Kouro, M. Malinowski, K. Gopakumar, J. Pou, L.G. Franquelo, B. Wu, J. Rodriguez, M.A. Pérez, J.I. Leon, Recent advances and industrial applications of multilevel converters, IEEE Transactions on industrial electronics, 57(8) (2010) 2553-2580.
[4] X. Zha, L. Xiong, J. Gong, F. Liu, Cascaded multilevel converter for medium-voltage motor drive capable of regenerating with part of cells, IET Power Electronics, 7(5) (2014) 1313-1320.
[5] R. Teichmann, M. Malinowski, S. Bernet, Evaluation of three-level rectifiers for low-voltage utility applications, IEEE Transactions on Industrial Electronics, 52(2) (2005) 471-481.
[6] S. Daher, J. Schmid, F.L. Antunes, Multilevel inverter topologies for stand-alone PV systems, IEEE Transactions on Industrial Electronics, 55(7) (2008) 2703-2712.
[7] M. Malinowski, K. Gopakumar, J. Rodriguez, M.A. Perez, A survey on cascaded multilevel inverters, IEEE Transactions on industrial electronics, 57(7) (2010) 2197-2206.
[8] M.J. Mojibian, M.T. Bina, Classification of multilevel converters with a modular reduced structure: implementing a prominent 31-level 5 kVA class B converter, IET Power Electronics, 8(1) (2014) 20-32.
[9] J. Dixon, L. Moran, High-level multistep inverter optimization using a minimum number of power transistors, IEEE Transactions on Power Electronics, 21(2) (2006) 330-337.
[10] Y. Ounejjar, K. Al-Haddad, L.-A. Grégoire, Packed U cells multilevel converter topology: theoretical study and experimental validation, IEEE Transactions on Industrial Electronics, 58(4) (2011) 1294-1306.
[11] G. Konstantinou, M. Ciobotaru, V. Agelidis, Selective harmonic elimination pulse-width modulation of modular multilevel converters, IET Power Electronics, 6(1) (2013) 96-107.
[12] I. Colak, E. Kabalci, R. Bayindir, Review of multilevel voltage source inverter topologies and control schemes, Energy Conversion and Management, 52(2) (2011) 1114- 1128.
[13] A.M. AS, A. Gopinath, M. Baiju, A simple space vector PWM generation scheme for any general $ n $-level inverter, IEEE Transactions on Industrial Electronics, 56(5) (2009) 1649-1656.
[14] Z. Du, L.M. Tolbert, B. Ozpineci, J.N. Chiasson, Fundamental frequency switching strategies of a seven-level hybrid cascaded H-bridge multilevel inverter, IEEE Transactions on Power Electronics, 24(1) (2009) 25-33. | ||
|
آمار تعداد مشاهده مقاله: 1,575 تعداد دریافت فایل اصل مقاله: 942 |
||