پیوندهای مفید
آمار
| تعداد نشریات | 8 |
| تعداد شماره‌ها | 416 |
| تعداد مقالات | 5,484 |
| تعداد مشاهده مقاله | 6,040,571 |
| تعداد دریافت فایل اصل مقاله | 5,307,086 |
Two-step Dynamic Foreground Auto-Calibration of Binary Weighted Current Steering DAC | ||
| AUT Journal of Electrical Engineering | ||
| مقالات آماده انتشار، پذیرفته شده، انتشار آنلاین از تاریخ 13 خرداد 1404 اصل مقاله (3.79 M) | ||
| نوع مقاله: Research Article | ||
| شناسه دیجیتال (DOI): 10.22060/eej.2025.23723.5629 | ||
| نویسندگان | ||
| Sara Jan Mohammadi1؛ Khalil Monfaredi* 2؛ Mousa Yousefi2 | ||
| 1M.Sc., Engineering Faculty, Department of Electrical and Electronic Engineering, Azarbaijan Shahid Madani University, Tabriz, Iran | ||
| 2Associate Professor, Engineering Faculty, Department of Electrical and Electronic Engineering, Azarbaijan Shahid Madani University, Tabriz, Iran | ||
| چکیده | ||
| This paper presents a novel and versatile calibration technique designed for application in Binary Weighted Current Steering Digital-to-Analog Converters (DACs). The primary motivation for this work stems from the limited availability of calibration methods that address matching accuracy, despite the widespread adoption of such converters. The proposed technique facilitates automatic calibration of the DAC as required, leveraging two distinct clock signals: a low-frequency clock for calibration and a high-frequency clock for standard operational modes. The calibration process employs a unique and algorithmically-driven calibration block to systematically eliminate transistor mismatch-induced current errors across all current sources. A configurable triple-path scheme is implemented to steer previously calibrated least significant bit (LSB) currents into the summing node, which subsequently updates the reference current. This updated reference is then used to calibrate the next most significant bit (MSB) current. To validate the effectiveness of the proposed technique, simulations were conducted for a 10-bit DAC using Cadence tools with TSMC 180nm CMOS technology. The DAC was subjected to an intentionally introduced current error of up to 125 LSB in the binary-weighted current blocks. The simulation, performed at a sampling frequency of 125 MHz with a 1.8 V supply voltage and a 500 nA LSB current, demonstrated the robustness and accuracy of the proposed calibration method. | ||
| کلیدواژه‌ها | ||
| Binary weighted؛ Current steering DAC؛ Two-step Coarse/Fine calibration؛ Dynamic foreground calibration؛ Voltage Comparison | ||
|
آمار تعداد مشاهده مقاله: 8 تعداد دریافت فایل اصل مقاله: 9 |
||